This paper introduces a 900-MHz/1.8-GHz CMOS transmitter designed for dual-band applications. Configured as a two-step architecture, the circuit generates the first upconverted signal in quadrature phases and subsequently performs single-sideband modulation to produce the output in the two bands. Fabricated in a 0.6-,urn CMOS technology, the transmitter draws 70 mW from a 3-V supply.
I. INTRODUCTION
Multi-standard transceivers have recently become the topic of active research as they provide substantially higher flexibility in mobile communications in different geographical areas while exploiting the newly-released bands in the 1.8-GHz range to increase the capacity. Cost and form factor considerations, however, severely constrain the choice of the architecture and the frequency planning as well as the design of the building blocks of such transceivers. In particu!ar, the number of oscillators, frequency synthesizers, and external filters and resonators must be minimized.
This paper describes the design of a 900-MHz/l.8-GHz CMOS transmitter for dual-band applications, with emphasis on compatibility with the Global System for Mobile Communication (GSM) and Digital Communication System at 1800 MHz (DCS1800) standards. Employing two upconversion steps, the circuit generates 900-MHz and 1.8-GHz outputs that can assume linear or nonlinear modulation depending on the type of signals applied to the baseband ports. Fabricated in a 0.6-pm digital CMOS technology, the transmitter consumes 70 mW from a 3-V supply. Section I1 of the paper presents general issues in dual-band transceivers, Section 111 introduces the transmitter architecure, and Section IV describes the design of the building blocks. Section V summarizes preliminary experimental results.
GENERAL CONSIDERATIONS
The GSM and DCSl8OO standards incorporate the same modulation format, channel spacing, and antenna duplexing. Summarized in Table I are the characteristics of each standard, indicating that a dual-band transceiver can exploit the properties common to both so as to reduce the off-chip hardware.
In order to minimize the number of oscillators and synthesizers, the receivers and transmitters in a dual-band system must be designed concurrently, with the frequency planning The dual-band transmitter described here is designed in conjunction with the dual-band receiver reported in [l] . To understand the frequency planning issues, we briefly review the receiver (Fig. 2) . Based on the Weaver image-reject architecture [2] , the receiver performs the first downconversion such that the GSM and DCS1800 bands appear as images of each other. The Weaver topology then selects one band and rejects the other by addition or subtraction of the spectra at points A and B. The first local oscillator (LO) frequency is therefore equal to 1350 MHz -midway between the two bands-and the second LO frequency is in the vicinity of 450 MHz.
To minimize the number of LOs and synthesizer loops, it is desirable to utilize the same LO frequencies for the transmit path as well. by the limited bandwidth of the following power amplifier (PA) and the antenna. Howl-ver, second-oder distortion in the PA produces the second harmonic of the unwanted sideband, corrupting the desired channel with a signal that, from Carson's rule [3] , occupies nearby twice the bandwidth. In other words, the 900-MHz spur ultimately increases the adjacent-channel power (ACP) of the tralnsmitted signal.
Another issue in this architecture is that the 900-MHz and 1.8-GHz signals appear at the same output port, making it difficult to employ narrowband tuned amplification at this port.
The architecture of Fig. 3 With the I and Q signal available, generation of the IF in quadrature form can be performed as depicted in Fig. 5 . While using two more mixers than the first upconversion in Fig. 3 , this technique provides higher precision in the phase and gain balance between the two paths. The output components of the first upconverter can now be multiplied by the quadrature phases of the second LO and added or subtracted to generate the GSM and DCS1800 signals. However, it is desirable to design the second upconversion such that the 900-MHz and 1.8-GHz waveforms appear at the outputs of two diflerent circuits, thus allowing efficient narrowband amplification. This can be accomplished as illustrated in Fig. 6 , where two independent single-sideband (SSB) modulators produce the two bands according to the band select command. Note that only one of the modulators is active in either mode, saving power consumption.
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The overall architecture of the dual-band transmitter is shown in Fig. 7 . Note Fig. 8 experience third-order harmonic distortion, the resulting GMSK signal exhibits substantial adjacent-channel power. It can also be shown that to comply with the GSM transmission mask, the third harmonic must be roughly 40 dB below the fundamental. Each mixer MHz therefore incorporates source degeneration to achieve the required linearity with a 0.5-Vpp baseband input.
The signals generated at nodes X and Y in Fig. 8 
must be
Band Select "routed' to one of the single-sideband modulators according -to the band select command. As shown in Fig. 9 , the routing is performed in the current domain to minimize signal loss due each 450-MHz modulator, the circuit performs mixing with the second LO, adds the resulting currents, and converts the output to single-ended form. Fig.  11 shows two types of D/SE converters studied in this work. In Fig. 1 l(a) , a current mirror arrangement incorporates resonance at nodes E and F, reducing the effect of device capacitance. The difficulty here is the large gate-source capacitance of the two PMOS devices, mandating a small value for L 1 and hence a low conversion CR""OD where CE and CF denote the total capacitance at nodes E and F , respectively [ 5 ] . As a compromise between margin to oscillation and boost in gain, the negative resistance, -gml/(CaCFw2), is chosen to increase the Q of the inductor by approximately a factor of two. Note that L1 can assume a relatively large value bccause it sees CE and CF in series. In this design, the signal is sensed at F because this port exhibits a lower output impedan1:e. Simulations indicate that the topology of Fig. 1 l(b) provides about three times the voltage gain of the circuit in Fig. 11 (a) .
The output buffer is shown in Fig. 12 . Two common-source stages boost the signal le:vel, delivering power to the 5042 input 
V. EXPERIMENTAL RESULTS
The transmitter has been fabricated in a 0.6-pm digital CMOS technology, occupying an active area of approximately 1300 pm x850 pm. A11 of the inductors shown in Figs. 8, ll(b), and 12 are integrated with no additional processing steps.
The fabricated prototype was received a few days before the submission of the paper. Fig. 13 shows the measured output in the two bands with a baseband signal frequency of 20 MHz. 10 MHddiv., vert. lOdB/div.)
